Design Verification Engineer - Interface IP
Company websiteetched.com (Etched, opens in new tab)
Base salary $150K to $350K
Employer-published annual base salary, USD. Advertised base range in San Jose, CA
You apply on the employer's own site. Six Figure Work does not handle applications.
- LocationSan Jose, CA
- WorkplaceOn-site
- Status at last checkSource accepting applications when checked
- Last checked (1 h ago) · observed since
About this job
About Etched
Etched is building hardware for frontier intelligence. We co-design chips, racks, software, and manufacturing to deliver best-in-class throughput and latency across both prefill and decode workloads. Our first products are heavily focused on inference. Backed by hundreds of millions from top-tier investors and staffed by leading engineers, Etched is redefining the infrastructure layer for the fastest growing industry in history.
Job Summary
We are seeking a Design Verification Engineer to join our Interface IP DV team. You will work with architects, designers, and vendors to ensure that all our architecture requirements are met in the IP subsystems and interfaces being created, validate correctness and performance across the full hardware-software stack. This role demands creativity, deep technical ability, and the drive to tackle complex verification challenges.
Key responsibilities
End to end ownership of one or more of the following IP subsystems: PCIe, Ethernet, CPU (arc/arm), low power peripherals, sensors
Understand vendor IP configurations and handle handshake with internal IP team
Develop and maintain UVM/SystemVerilog-based verification environments to ensure functional correctness, performance, and compliance with IP specifications.
Collaborate with integration and SoC DV teams to validate seamless interaction of external IPs within the broader chip architecture.
Drive coverage closure and sign-off by defining metrics, analyzing gaps, and ensuring comprehensive verification across corner cases and stress scenarios.
You may be a good fit if you have
5+ years of design verification experience
You enjoy digging deep into complex verification challenges and finding creative ways to expose corner-case bugs.
You have hands-on experience with industry-standard verification methodologies like SystemVerilog/UVM and understand how to build scalable, reusable testbenches.
You are comfortable working with standard IP interfaces and protocols such as PCIe, Ethernet, AXI/AMBA, or ARM/ARC CPUs.
You thrive in a fast-paced startup environment and can take ownership of projects with minimal direction.
You collaborate naturally with cross-functional teams — from RTL design to software and emulation — and can clearly communicate technical insights.
Strong candidates may also have experience with
Experience handling vendors and integration of IP/VIP’s
UVM/System Verilog
Benefits
Medical, dental, and vision packages with generous premium coverage
$500 per month credit for waiving medical benefits
Housing subsidy of $2.5k per month for those living within walking distance of the office
Relocation support for those moving to San Jose (Santana Row)
Various wellness benefits covering fitness, mental health, and more
Daily lunch + dinner in our office
Unlimited compute budget subject to ROI justification
How we’re different
Etched believes in the Bitter Lesson. We are the first inference-focused frontier AI system. Our addressable market is the entirety of inference, unlike many of our competitors.
We are a fully in-person team in San Jose (Santana Row), and greatly value engineering skills. We do not have boundaries between engineering and research, and we expect all of our technical staff to contribute to both and work across disciplines as needed.
Source: Etched on Ashby · View original posting (opens in new tab)
This listingDesign Verification Engineer - Interface IP$150K to $350K
Design Verification Engineer - Internal IP$150K to $350K
RTL Design Engineer$150K to $370K
ECAD Librarian$150K to $300K
IT Engineer$150K to $300K
Product Quality Engineer$150K to $275K
Design Verification Engineer - Internal IP$150K to $350K
Chart as a table
| Role | Published base |
|---|---|
| Design Verification Engineer - Interface IP (this listing) | $150K - $350K |
| Design Verification Engineer - Internal IP | $150K - $350K |
| RTL Design Engineer | $150K - $370K |
| ECAD Librarian | $150K - $300K |
| IT Engineer | $150K - $300K |
| Product Quality Engineer | $150K - $275K |
| Design Verification Engineer - Internal IP | $150K - $350K |
Observed changes
- First observed on the employer's board
- Began meeting the published-salary criteria
- Advertised base range changed
- Observed since
- Employer-stated posting date
- 2025-09-11
Where this pay comes from
Location as the employer wrote it: San Jose
USD 150,000 – 350,000 · 1 YEAR · Salary
- Method
- Structured pay field published by the employer
- Checked
- Rule set
- us-base-v2
The employer's job board publishes this pay as a dedicated data field. We read the field directly; no interpretation was needed.
What we verified
- The pay figures come from the employer's own listing, quoted exactly above.
- The pay is an annual base salary in US dollars with a minimum of at least $100,000.
- The role was publicly listed on the employer's job board when last checked.
We do not verify what the employer will actually offer, whether the employer is still recruiting for the role, or anything beyond what the employer published. Full methodology.
