ASIC Emulation & Verification Engineer
Company websitebroadcom.com (Broadcom, opens in new tab)
Base salary $121,900 to $195,000
Employer-published annual base salary, USD. Advertised base range in San Jose Innovation Drive, CA
You apply on the employer's own site. Six Figure Work does not handle applications.
- LocationSan Jose Innovation Drive, CA
- WorkplaceWorkplace not stated
- Status at last checkSource accepting applications when checked
- Last checked (just now) · observed since
About this job
Please Note:
1. If you are a first time user, please create your candidate login account before you apply for a job. (Click Sign In > Create Account)
2. If you already have a Candidate Account, please Sign-In before you apply.
Job Description:
Job Title: ASIC Emulation & Verification Engineer (Palladium Specialist)
Job Summary
We are seeking an experienced ASIC Emulation and Verification Engineer to bridge the gap between simulation and hardware acceleration. Your primary responsibility will be bringing up complex ASIC IP and SoC designs on Cadence Palladium emulation platforms, converting the RTL database into emulation-ready models, and executing high-speed hardware acceleration. Additionally, you will support the core pre-silicon team by performing standard UVM-based simulation, verification closure, and debugging tasks.
Key Responsibilities
- Palladium Emulation & Bring-up: Compile, synthesize, and map complex RTL databases onto Cadence Palladium hardware acceleration systems. Resolve compilation errors, manage clocking/memory overrides, and successfully bring up full-chip and sub-system emulation models.
- Firmware Co-Verification: Partner closely with firmware engineering teams to accelerate early FW bring-up on the Palladium platform. Provide hardware models, map memory spaces, and configure virtual debuggers (like JTAG) to allow teams to boot low-level bootloaders, drivers, and operating systems well before physical silicon is available.
- Standard Simulation Verification: Perform traditional pre-silicon verification tasks using SystemVerilog and UVM. Author test cases, develop monitors/checkers, and debug RTL anomalies using waveform viewers.
- Debug & Triage: Diagnose complex hardware, testbench, and environment issues on Palladium using advanced hardware-debugging features. Root-cause failures across both simulation and emulation environments.
- Infrastructure & Automation: Build and maintain automated scripts to seamlessly compile the RTL database and launch Palladium regressions. Manage database hand-offs between design release teams and the emulation environment.
Minimum Qualifications
- Bachelor’s Degree in Electrical Engineering, Computer Engineering, or a related field with a minimum of 8 years of hardware description or verification experience.
- OR Master’s Degree in a related field with a minimum of 6 years of relevant experience.
Preferred Skillsets & Technical Knowledge
- Emulation Platforms: Deep hands-on experience with the Cadence Palladium enterprise emulation platform (e.g., Palladium Z1/Z2 or newer systems).
- Front-End Flows: Strong proficiency in hardware description languages (Verilog / SystemVerilog) and hardware synthesis concepts for emulation mapping.
- Verification Methodologies: Proven experience with UVM (Universal Verification Methodology) simulation frameworks, assertion-based testing (SVA), and metric-driven coverage closure.
- Scripting & Tool Automation: Expertise in Python, Perl, Bash, or Tcl to parse log files, automate compiler tools, and manage massive regression databases.
- Hardware Architecture: Solid understanding of AMBA subsystem protocols (AXI, AHB, APB) and processor interfaces to safely configure memory and clock domains inside the emulator.
Compensation and Benefits
The annual base salary range for this position is USD 121,900.00 To USD 195,000.00
As a valued member of our team, you'll be eligible for a discretionary annual bonus and the opportunity to receive not only a competitive new hire equity grant, but also annual equity awards, connecting your success directly to the company's growth. All subject to relevant plan documents and award agreements.
Broadcom offers a competitive and comprehensive benefits package: Medical, dental and vision plans, 401(K) participation including company matching, Employee Stock Purchase Program (ESPP), Employee Assistance Program (EAP), company paid holidays, paid sick leave and vacation time. The company follows all applicable laws for Paid Family Leave and other leaves of absence.
Broadcom is proud to be an equal opportunity employer. We will consider qualified applicants without regard to race, color, creed, religion, sex, sexual orientation, national origin, citizenship, disability status, medical condition, pregnancy, protected veteran status or any other characteristic protected by federal, state, or local law. We will also consider qualified applicants with arrest and conviction records consistent with local law.
If you are located outside USA, please be sure to fill out a home address as this will be used for future correspondence.
Source: Broadcom on Workday · View original posting (opens in new tab)
Pay in context
This role's base floor ($121,900) is above 32% of the 4,283 Engineering (non-software) roles nationwide listed on this site; 13 others list the same floor. Their median floor is $136,500; the middle half runs from $116,800 to $160,000.
Only jobs on this site count, and each one publishes a base salary of $100,000 or more, so this compares six-figure jobs with each other, not with the whole market. Computed Nov 7, 2026.
This listingASIC Emulation & Verification Engineer$121,900 to $195,000
Design Verification Engineer$120K to $192K
Principal AI Development Engineer$118,800 to $190,000
PCB HW Design Engineer$121,900 to $195,000
Test Engineer (ATE)$121,900 to $195,000
Physical Design Engineer$121,900 to $195,000
Design Engineer - Flow Development$121,900 to $195,000
Chart as a table
| Role | Published base |
|---|---|
| ASIC Emulation & Verification Engineer (this listing) | $121,900 - $195,000 |
| Design Verification Engineer | $120K - $192K |
| Principal AI Development Engineer | $118,800 - $190,000 |
| PCB HW Design Engineer | $121,900 - $195,000 |
| Test Engineer (ATE) | $121,900 - $195,000 |
| Physical Design Engineer | $121,900 - $195,000 |
| Design Engineer - Flow Development | $121,900 - $195,000 |
Observed changes
- First observed on the employer's board
- Began meeting the published-salary criteria
- Observed since
- Employer-stated posting date
- 2026-11-06
Where this pay comes from
Location as the employer wrote it: USA-CA San Jose Innovation Drive
The annual base salary range for this position is USD 121,900.00 To USD 195,000.00
- Method
- Employer text, read with fixed rules and re-verified
- Checked
- Rule set
- us-base-v2
The pay passage appears in the employer's own job text. Fixed, deterministic rules located it, and the passage below was checked against the stored copy of the posting.
What we verified
- The pay figures come from the employer's own listing, quoted exactly above.
- The pay is an annual base salary in US dollars with a minimum of at least $100,000.
- The role was publicly listed on the employer's job board when last checked.
We do not verify what the employer will actually offer, whether the employer is still recruiting for the role, or anything beyond what the employer published. Full methodology.
