IC Verification Engineer
Company websitebroadcom.com (Broadcom, opens in new tab)
Base salary $143,800 to $230,000
Employer-published annual base salary, USD. Advertised base range in United States
You apply on the employer's own site. Six Figure Work does not handle applications.
- LocationUnited States
- WorkplaceWorkplace not stated
- Status at last checkSource accepting applications when checked
- Last checked (1 h ago) · observed since
About this job
Please Note:
1. If you are a first time user, please create your candidate login account before you apply for a job. (Click Sign In > Create Account)
2. If you already have a Candidate Account, please Sign-In before you apply.
Job Description:
Job duties include:
Architect and develop scalable and reusable Testbench environment using the framework of Verification Methodologies.
Drive Test plans for all features for Block/Core/SOC and Write Functional coverage for these features.
Build pseudo-random tests to verify and get to full Functional coverage and bring the Verification to closure
Debug Regression failures, analyze Functional Coverage gaps and improve tests to cover the gaps
Work with other members of the team, guide/mentor junior team members
Think differently and out-of-the-box to stress the DUT and verify it in an efficient way.
Lead the documentation of verification strategy including Test plans, Verification Environment, pseudo-random tests, etc. Lead reviews with design/architecture.
Driver Verification quality and Efficiency improvements
Mandatory Requirements:
Bachelor's degree in Electrical/Electronics/Equivalent with 12+ years of experience; or Masters degree in Electrical/Electronics/Equivalent with 10+ years of experience
10+ years of experience in developing complex Verification Environments, developing Test plans, Functional coverage and pseudo-random testing
Must have gone through a full ASIC cycle right from Architecture development to Tapeout with full focus on Verification
Very proficient in System Verilog and Verification Methodologies like UVM/VMM
Good debug skills in analyzing regression failures and understanding of complex designs
A good understanding of a complex protocol like PCI Express or other multi-layered protocol
Work with the team and mentor junior engineers
These requirements are a plus:
Experience in PCIe protocol
Scripting knowledge of Python or Perl
Comfort with Makefiles
Experience with Verifying with other protocols like AXI
Compensation and Benefits
The annual base salary range for this position is USD 143,800.00 To USD 230,000.00
As a valued member of our team, you'll be eligible for a discretionary annual bonus and the opportunity to receive not only a competitive new hire equity grant, but also annual equity awards, connecting your success directly to the company's growth. All subject to relevant plan documents and award agreements.
Broadcom offers a competitive and comprehensive benefits package: Medical, dental and vision plans, 401(K) participation including company matching, Employee Stock Purchase Program (ESPP), Employee Assistance Program (EAP), company paid holidays, paid sick leave and vacation time. The company follows all applicable laws for Paid Family Leave and other leaves of absence.
Broadcom is proud to be an equal opportunity employer. We will consider qualified applicants without regard to race, color, creed, religion, sex, sexual orientation, national origin, citizenship, disability status, medical condition, pregnancy, protected veteran status or any other characteristic protected by federal, state, or local law. We will also consider qualified applicants with arrest and conviction records consistent with local law.
If you are located outside USA, please be sure to fill out a home address as this will be used for future correspondence.
Source: Broadcom on Workday · View original posting (opens in new tab)
Pay in context
This role's base floor ($143,800) is above 58% of the 4,152 Engineering (non-software) roles nationwide listed on this site; 13 others list the same floor. Their median floor is $136,600; the middle half runs from $116,800 to $160,000.
Only jobs on this site count, and each one publishes a base salary of $100,000 or more, so this compares six-figure jobs with each other, not with the whole market. Computed Nov 5, 2026.
This listingIC Verification Engineer$143,800 to $230,000
R&D Engineer IC Design 5$143,800 to $230,000
DFT Lead Engineer$143,800 to $230,000
Principal Physical Design Engineer$143,800 to $230,000
Staff Software Engineer$143,800 to $230,000
R&D Engineer Software 5$143,800 to $230,000
Physical Design Engineer$143,800 to $230,000
Chart as a table
| Role | Published base |
|---|---|
| IC Verification Engineer (this listing) | $143,800 - $230,000 |
| R&D Engineer IC Design 5 | $143,800 - $230,000 |
| DFT Lead Engineer | $143,800 - $230,000 |
| Principal Physical Design Engineer | $143,800 - $230,000 |
| Staff Software Engineer | $143,800 - $230,000 |
| R&D Engineer Software 5 | $143,800 - $230,000 |
| Physical Design Engineer | $143,800 - $230,000 |
Observed changes
- First observed on the employer's board
- Began meeting the published-salary criteria
- Observed since
- Employer-stated posting date
- 2026-10-13
Where this pay comes from
Location as the employer wrote it: USA-California-San Jose-1320 Ridder Park Drive
The annual base salary range for this position is USD 143,800.00 To USD 230,000.00
- Method
- Employer text, read with fixed rules and re-verified
- Checked
- Rule set
- us-base-v2
The pay passage appears in the employer's own job text. Fixed, deterministic rules located it, and the passage below was checked against the stored copy of the posting.
What we verified
- The pay figures come from the employer's own listing, quoted exactly above.
- The pay is an annual base salary in US dollars with a minimum of at least $100,000.
- The role was publicly listed on the employer's job board when last checked.
We do not verify what the employer will actually offer, whether the employer is still recruiting for the role, or anything beyond what the employer published. Full methodology.
