R&D Engineer IC Design 5
Company websitebroadcom.com (Broadcom, opens in new tab)
Base salary $143,800 to $230,000
Employer-published annual base salary, USD. Advertised base range in San Jose Innovation Drive, CA +1 more
You apply on the employer's own site. Six Figure Work does not handle applications.
- LocationSan Jose Innovation Drive, CA +1 more
- WorkplaceWorkplace not stated
- Status at last checkSource accepting applications when checked
- Last checked (1 h ago) · observed since
All places named
- San Jose Innovation Drive, CA
- USA-California-San Jose-1320 Ridder Park Drive
About this job
Please Note:
1. If you are a first time user, please create your candidate login account before you apply for a job. (Click Sign In > Create Account)
2. If you already have a Candidate Account, please Sign-In before you apply.
Job Description:
This individual will be a key member of the ASIC system-level verification team. Responsibilities include developing complex verification environments, creating comprehensive test plans, and verifying high-performance network switch ASIC/FPGAs. The role involves hands-on implementation across every aspect of ASIC verification while collaborating closely with system architects, design engineers, and verification teams. The ideal candidate will have a proven track record of completing multiple successful ASIC design and verification cycles—from architecting testbenches (networking background preferred) to achieving full verification closure.
Education & Experience
Experience: 8+ years of ASIC design/verification experience, including a complete understanding of Verilog design and hands-on experience with C/C++.
Education: Bachelor's in Engineering
Methodologies & Languages: Strong working knowledge of object-oriented programming (OOP) and modern ASIC verification flows (e.g., UVM/SystemVerilog).
Technical Depth: Complete mastery of Verilog for simulation and familiarity with ASIC design flows for deep sub-micron technologies.
Domain Knowledge: Experience with networking protocols (e.g., Ethernet, PCIe, routing/switching) is a major plus.
Track Record: Must have completed multiple ASIC tape-outs, with at least one project taken from initial concept through full production.
Communication: Fully comfortable with technical and business English across documentation, cross-functional collaboration, and executive communications.
Compensation and Benefits
The annual base salary range for this position is USD 143,800.00 To USD 230,000.00
As a valued member of our team, you'll be eligible for a discretionary annual bonus and the opportunity to receive not only a competitive new hire equity grant, but also annual equity awards, connecting your success directly to the company's growth. All subject to relevant plan documents and award agreements.
Broadcom offers a competitive and comprehensive benefits package: Medical, dental and vision plans, 401(K) participation including company matching, Employee Stock Purchase Program (ESPP), Employee Assistance Program (EAP), company paid holidays, paid sick leave and vacation time. The company follows all applicable laws for Paid Family Leave and other leaves of absence.
Broadcom is proud to be an equal opportunity employer. We will consider qualified applicants without regard to race, color, creed, religion, sex, sexual orientation, national origin, citizenship, disability status, medical condition, pregnancy, protected veteran status or any other characteristic protected by federal, state, or local law. We will also consider qualified applicants with arrest and conviction records consistent with local law.
If you are located outside USA, please be sure to fill out a home address as this will be used for future correspondence.
Source: Broadcom on Workday · View original posting (opens in new tab)
This listingR&D Engineer IC Design 5$143,800 to $230,000
DFT Lead Engineer$143,800 to $230,000
Principal Physical Design Engineer$143,800 to $230,000
Staff Software Engineer$143,800 to $230,000
R&D Engineer Software 5$143,800 to $230,000
Physical Design Engineer$143,800 to $230,000
R&D Engineer Software 5$143,800 to $230,000
Chart as a table
| Role | Published base |
|---|---|
| R&D Engineer IC Design 5 (this listing) | $143,800 - $230,000 |
| DFT Lead Engineer | $143,800 - $230,000 |
| Principal Physical Design Engineer | $143,800 - $230,000 |
| Staff Software Engineer | $143,800 - $230,000 |
| R&D Engineer Software 5 | $143,800 - $230,000 |
| Physical Design Engineer | $143,800 - $230,000 |
| R&D Engineer Software 5 | $143,800 - $230,000 |
Observed changes
- First observed on the employer's board
- Began meeting the published-salary criteria
- Observed since
- Employer-stated posting date
- 2026-08-06
Where this pay comes from
Location as the employer wrote it: USA-California-San Jose-1320 Ridder Park Drive • USA-CA San Jose Innovation Drive
The annual base salary range for this position is USD 143,800.00 To USD 230,000.00
- Method
- Employer text, read with fixed rules and re-verified
- Checked
- Rule set
- us-base-v2
The pay passage appears in the employer's own job text. Fixed, deterministic rules located it, and the passage below was checked against the stored copy of the posting.
What we verified
- The pay figures come from the employer's own listing, quoted exactly above.
- The pay is an annual base salary in US dollars with a minimum of at least $100,000.
- The role was publicly listed on the employer's job board when last checked.
We do not verify what the employer will actually offer, whether the employer is still recruiting for the role, or anything beyond what the employer published. Full methodology.
