Six Figure Work

Product Operations Engineer

DensityAI

Company websitedensityai.com (DensityAI, opens in new tab)

Base salary $200K  to $285K

Employer-published annual base salary, USD. Advertised base range in Mountain View, CA

Apply (opens in new tab)

You apply on the employer's own site. Six Figure Work does not handle applications.

  • LocationMountain View, CA
  • WorkplaceWorkplace not stated
  • Status at last checkSource accepting applications when checked
  • Last checked (2 h ago) · observed since

About this job

About the Role

We are seeking a Product Engineer / Product Operations Engineer to serve as the critical link between design, test, manufacturing, and the customer, and to help stand up the product-engineering / product-operations function from the ground up. In this role you will own products from first silicon through qualification, ramp, and sustaining—driving yield, test quality, cost, and supply to ensure our multi-die devices ship on time, at the volumes datacenter silicon demands, and at target margin. You will partner with DFT, design, and test engineering, and help establish the foundry/OSAT and operations relationships needed to take products from bring-up through ramp and sustaining for advanced-packaging datacenter silicon.

What you'll do

  • Own assigned products across the full lifecycle: new product introduction (NPI), characterization, qualification, ramp, and sustaining

  • Drive yield analysis and improvement—monitor wafer sort and final test yield, lead failure analysis and root-cause efforts, and partner with design/test to close gaps

  • Own the multi-die yield story—known-good-die (KGD) sorting, die-matching and binning across a package, assembly and packaging yield, and cost-per-package risk (a single marginal die can sink an entire multi-die assembly)

  • Manage test program quality and optimization across wafer sort, final test, and system-level test (SLT)—test time reduction, coverage vs. cost trade-offs, guardbands, and outlier/screening strategies (PAT/SBL/SYL) used to screen marginal die for KGD

  • Lead silicon characterization across PVT corners; define spec limits, shmoo analysis, and datasheet correlation

  • Own product qualification (HTOL, HAST, TC, ESD/latch-up, etc.) and reliability sign-off in line with JEDEC standards as applicable

  • Establish and drive production operations: lot dispositioning, capacity and WIP management, binning/grading strategy, and coordination with foundry and OSAT (assembly/test) partners

  • Monitor and act on production data—SPC, yield dashboards, and statistical analysis (JMP/Python) to detect excursions and drive corrective action

  • Lead excursion management and 8D/CAPA—contain, root-cause, and resolve manufacturing and quality issues; establish customer-return (RMA/FA) handling

  • Drive cost reduction and continuous improvement—test time, yield, package, and material cost initiatives

  • Help establish customer-quality processes—field issue resolution, quality reporting, and audits

What we're looking for:

  • Bachelor's or Master's in Electrical Engineering, Materials/Semiconductor Engineering, or related field

  • Hands-on experience in semiconductor product engineering, test engineering, or operations for complex digital/SoC/ASIC products

  • Strong understanding of the semiconductor manufacturing flow—wafer fab, wafer sort, assembly, and final test

  • Multi-die / advanced-package product engineering—known-good-die (KGD) sorting, die-to-package matching and binning, assembly and packaging yield, and cost-per-package management

  • Experience with foundry and OSAT relationships and offshore test/assembly operations

  • Experience with ATE platforms (Advantest, Teradyne) and test program development, debug, and optimization, including system-level test (SLT)

  • Solid grounding in yield analysis, statistics, and data analysis—SPC, distributions, correlation; proficiency with JMP, Python, or equivalent

  • Experience with silicon characterization (PVT corners, shmoo, spec setting) and datasheet correlation

  • Working knowledge of product qualification and reliability methodologies (JEDEC).

  • Familiarity with DFT/test concepts—scan, MBIST, ATPG patterns, boundary scan—and how they map to production test

  • Knowledge of outlier screening methods (PAT/SBL/SYL) applied to known-good-die (KGD) screening—identifying marginal die before they are committed to an expensive multi-die package

  • Experience with NPI program management and product ramp/sustaining for advanced-packaging datacenter silicon

  • Familiarity with multi-die package technologies and assembly processes.

  • Structured problem-solving / continuous-improvement methodology (8D, CAPA, DOE, or equivalent)

  • Strong cross-functional collaboration skills and the ability to drive issues to closure across design, test, fab, and OSAT partners

Compensation

Final offers depend on level, location, and skills relevant to the role. Additional compensation: equity grant per company guidelines; medical / dental / vision; 401(k); standard PTO. 

Visa Sponsorship

DensityAI sponsors qualified candidates for H-1B, O-1, TN, E-3, and other employment-based visas, and we welcome applicants on F-1 OPT and STEM-OPT. Work authorization is required at start; we provide immigration support to secure or transfer status.

Export Controls

Aspects of this role may involve access to information subject to U.S. export controls (EAR/ITAR). We may discuss licensing or scope adjustments during the interview.

Equal Opportunity

DensityAI is an Equal Opportunity Employer. We do not discriminate on the basis of race, color, religious creed, national origin, ancestry, physical or mental disability, medical condition, genetic information, marital status, sex, gender, gender identity, gender expression, age (40+), sexual orientation, military or veteran status, pregnancy, or any other status protected by law. We comply with the California CROWN Act and provide reasonable accommodations on request.

Full compensation packages are based on candidate experience and relevant certifications. 

California pay range

$200,000—$285,000 USD

Compensation

Final offers depend on level, location, and skills relevant to the role. Additional compensation: equity grant per company guidelines; medical / dental / vision; 401(k); standard PTO. 

Visa Sponsorship

DensityAI sponsors qualified candidates for H-1B, O-1, TN, E-3, and other employment-based visas, and we welcome applicants on F-1 OPT and STEM-OPT. Work authorization is required at start; we provide immigration support to secure or transfer status.

Export Controls

Aspects of this role may involve access to information subject to U.S. export controls (EAR/ITAR). We may discuss licensing or scope adjustments during the interview.

Equal Opportunity

DensityAI is an Equal Opportunity Employer. We do not discriminate on the basis of race, color, religious creed, national origin, ancestry, physical or mental disability, medical condition, genetic information, marital status, sex, gender, gender identity, gender expression, age (40+), sexual orientation, military or veteran status, pregnancy, or any other status protected by law. We comply with the California CROWN Act and provide reasonable accommodations on request.

Source: DensityAI on Greenhouse · View original posting (opens in new tab)

Pay in context

This role's base floor ($200,000) is above 86% of the 2,074 Engineering (non-software) roles in California listed on this site; 29 others list the same floor. Their median floor is $146,200; the middle half runs from $125,000 to $175,000.

Only jobs on this site count, and each one publishes a base salary of $100,000 or more, so this compares six-figure jobs with each other, not with the whole market. Computed Nov 6, 2026.

This range next to 6 other live DensityAI roles with the nearest advertised base floor
Chart as a table
This range next to 6 other live DensityAI roles with the nearest advertised base floor
RolePublished base
Product Operations Engineer (this listing)$200K - $285K
DV Formal Verification$200K - $320K
Performance Verification Engineer$200K - $310K
Design Verification Engineer$200K - $300K
Thermal Engineer$195K - $230K
Packaging Mechanical Engineer$190K - $245K
RTL Engineer$215K - $300K

Same $100K to $400K scale as every card. All DensityAI roles · How to read the bar

Observed changes

  1. First observed on the employer's board
  2. Began meeting the published-salary criteria
Observed since
Employer-stated posting date
2026-06-29
Where this pay comes from

Location as the employer wrote it: Mountain View, CA

$200,000—$285,000 USD

Method
Employer text, read with fixed rules and re-verified
Checked
Rule set
us-base-v2

The pay passage appears in the employer's own job text. Fixed, deterministic rules located it, and the passage below was checked against the stored copy of the posting.

What we verified

  • The pay figures come from the employer's own listing, quoted exactly above.
  • The pay is an annual base salary in US dollars with a minimum of at least $100,000.
  • The role was publicly listed on the employer's job board when last checked.

We do not verify what the employer will actually offer, whether the employer is still recruiting for the role, or anything beyond what the employer published. Full methodology.