Six Figure Work

Staff Engineer, Analog Design

GlobalFoundries

Company websitegf.com (GlobalFoundries, opens in new tab)

Base salary $106K  to $184K

Employer-published annual base salary, USD. Advertised base range in Richardson, TX

Apply (opens in new tab)

You apply on the employer's own site. Six Figure Work does not handle applications.

  • LocationRichardson, TX
  • WorkplaceWorkplace not stated
  • Status at last checkSource accepting applications when checked
  • Last checked (18 min ago) · observed since

About this job

We are seeking a motivated Analog Design Engineer with 2–3 years of experience to contribute to the design and development of high-performance analog and mixed-signal IP. The ideal candidate will take ownership of block-level design while working closely with senior engineers on architecture and system-level integration.

This role provides the opportunity to build upon strong fundamentals and expand into full design ownership, including silicon validation and cross-functional collaboration across global teams.

Title: Staff Engineer, Analog Design (2–3 Years Experience)

About GlobalFoundries

GlobalFoundries is a leading full-service semiconductor foundry providing a unique combination of design, development, and fabrication services to some of the world’s most inspired technology companies. With a global manufacturing footprint spanning three continents, GlobalFoundries makes possible the technologies and systems that transform industries and give customers the power to shape their markets. For more information, visit www.gf.com.

Key Responsibilities

  • Design and develop key analog and mixed-signal IP blocks such as:
  • Amplifiers (op-amps, instrumentation amps)
    • Comparators
    • Data converters (SAR, delta-sigma, pipeline familiarity)
    • Bandgap references and regulators (LDO, DC-DC basics)
    • Monitoring circuits (POR, power-good, etc.)
  • Contribute to architecture discussions and design tradeoff analysis with senior team members
    • Perform transistor-level schematic design, simulation, and verification using industry-standard EDA tools
  • Analyze circuit performance across PVT conditions including:
    • Corner simulations
    • Monte Carlo mismatch analysis
    • Noise and reliability considerations
  • Work closely with layout engineers to ensure parasitic-aware design and performance closure
  • Support and contribute to design reviews and verification planning
  • Participate in silicon bring-up, validation, and debugging activities
  • Collaborate across disciplines including layout, verification, and SoC integration teams
  • Generate clear documentation for design specifications, simulations, and validation results

Other Responsibilities

  • Perform all activities in a safe and responsible manner and support Environmental, Health, Safety & Security requirements and programs
  • Mentorship of junior design/layout engineers in design best practices and effective collaboration

Required Qualifications

  • Bachelor’s or master’s degree in electrical engineering or related field
  • 2–3 years of experience in analog or mixed-signal IC design
  • Solid understanding of analog design fundamentals:
    • Device operation, biasing, gain, bandwidth
    • Stability and compensation
    • Noise, mismatch, and process variation
  • Experience with transistor-level design and simulation in CMOS technologies
  • Familiarity with industry-standard EDA tools (Cadence Virtuoso, Spectre, etc.)
  • Ability to run and analyze simulations across PVT and variability conditions
  • Strong analytical and debugging skills
  • Basic scripting skills (Python, MATLAB, or similar) are a plus
  • Good communication and documentation skills
  • Ability to work effectively in cross-functional, global teams

Preferred Qualifications

  • Experience designing one or more analog blocks from spec to simulation (partial or full ownership)
  • Exposure to silicon validation and lab debugging
  • Familiarity with layout concepts and parasitic effects
  • Experience with low-power design techniques
  • Exposure to advanced nodes such as Bulk CMOS, FDSOI, or FinFET
  • Experience contributing to tape out or silicon-proven designs

Expected Salary Range

$106,000.00 - $184,000.00

The exact Salary will be determined based on qualifications, experience and location.

If you need a reasonable accommodation for any part of the employment process, please contact us by email at [email protected] and let us know the nature of your request and your contact information. Requests for accommodation will be considered on a case-by-case basis. Please note that only inquiries concerning a request for reasonable accommodation will be responded to from this email address. 

An offer with GlobalFoundries is conditioned upon the successful completion of pre-employment conditions, as applicable, and subject to applicable laws and regulations. 

GlobalFoundries is fully committed to equal opportunity in the workplace and believes that cultural diversity within the company enhances its business potential. GlobalFoundries goal of excellence in business necessitates the attraction and retention of highly qualified people. Artificial barriers and stereotypic biases detract from this objective and may be illegally discriminatory. 

All policies and processes which pertain to employees including recruitment, selection, training, utilization, promotion, compensation, benefits, extracurricular programs, and termination are created and implemented without regard to age, ethnicity, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, sexual orientation, gender identity or expression, veteran status, or any other characteristic or category specified by local, state or federal law 

Source: GlobalFoundries on Workday · View original posting (opens in new tab)

This range next to 6 other live GlobalFoundries roles with the nearest advertised base floor
Chart as a table
This range next to 6 other live GlobalFoundries roles with the nearest advertised base floor
RolePublished base
Staff Engineer, Analog Design (this listing)$106K - $184K
Staff Systems Engineer, AI/ML$106K - $205K
SoC Design Verification Engineer$106K - $184K
Process Engineer – Etch$105,678 - $120,000
OneStream Finance Administrator$105K - $215K
Sr. Lead Investor Relations$105K - $215K
Lead Specialist - Trade Compliance, Import$107K - $178K

Same $100K to $400K scale as every card. All GlobalFoundries roles · How to read the bar

Observed changes

  1. First observed on the employer's board
  2. Began meeting the published-salary criteria
Observed since
Employer-stated posting date
2026-09-18
Where this pay comes from

Location as the employer wrote it: Richardson

$106,000.00 - $184,000.00

Method
Employer text, read with fixed rules and re-verified
Checked
Rule set
us-base-v2

The pay passage appears in the employer's own job text. Fixed, deterministic rules located it, and the passage below was checked against the stored copy of the posting.

What we verified

  • The pay figures come from the employer's own listing, quoted exactly above.
  • The pay is an annual base salary in US dollars with a minimum of at least $100,000.
  • The role was publicly listed on the employer's job board when last checked.

We do not verify what the employer will actually offer, whether the employer is still recruiting for the role, or anything beyond what the employer published. Full methodology.