Six Figure Work

ASIC Design Engineer - New College Grad 2026

NVIDIA

Company websitenvidia.com (NVIDIA, opens in new tab)

Base salary $100,000  to $189,750

Employer-published annual base salary, USD. Advertised base range in Santa Clara, CA

Apply (opens in new tab)

You apply on the employer's own site. Six Figure Work does not handle applications.

  • LocationSanta Clara, CA
  • WorkplaceWorkplace not stated
  • Status at last checkSource accepting applications when checked
  • Last checked (15 min ago) · observed since

About this job

NVIDIA is seeking ASIC Design Engineers to implement the world’s leading SoC's and GPU's. This position offers the opportunity to have real impact in a multifaceted, technology-focused company impacting product lines ranging from consumer graphics to self-driving cars and the growing field of artificial intelligence. We have crafted a team of outstanding people stretching around the globe, whose mission is to push the frontiers of what is possible today and define the platform for the future of computing!

What you'll be doing:

  • As a key member of the GPU Design team, you will implement, document and deliver high performance, area and power efficient RTL to achieve design targets and specifications.

  • Analyze architectural trade-offs based on features, performance requirements and system limitations.

  • Craft micro-architecture, implement in RTL, and deliver a fully verified, synthesis/timing clean design.

  • Collaborate and coordinate with architects, other designers, pre- and post-silicon verification teams, synthesis, timing and back-end teams to accomplish your tasks.

  • Work on a broad list of IPs such as GPU's work scheduler, time distribution system, interrupt controllers, and DMA engines.

  • Architect features to help silicon debug and support post-silicon validation activities.

What we need to see:

  • Bachelors Degree or equivalent experience in Electrical Engineering, Computer Engineering or Computer Science.

  • Experience in micro-architecture and RTL development (Verilog).

  • Good understanding of ASIC design flow including RTL design, verification, logic synthesis and timing analysis.

  • Exposure to Digital systems and VLSI design, Computer Architecture, Computer Arithmetic is required.

  • Strong interpersonal skills and an excellent teammate.

Ways to stand out from the crowd:

  • Strong C/C++, Python or Perl skills.

  • Good debugging and analytical skills.

  • Experience with arbiters, scheduling, synchronization & bus protocols, interconnect networks, caches 

NVIDIA is widely considered to be one of the technology world’s most desirable employers. We have some of the most forward-thinking and hardworking people in the world working for us. If you are creative, autonomous and love a challenge, we want to hear from you.

Your base salary will be determined based on your location, experience, and other objective job-related factors. The expected base salary ranges for this position are:
100,000 USD – 166,750 USD for Level 1; and 116,000 USD – 189,750 USD for Level 2.

You will also be eligible for equity and benefits.

Applications for this job will be accepted at least until November 3, 2026.

This posting is for an existing vacancy. 

NVIDIA uses AI tools in its recruiting processes.

NVIDIA is committed to fostering an inclusive work environment and proud to be an equal opportunity employer. As we highly value diversity in our current and future employees, we do not discriminate (including in our hiring and promotion practices) on the basis of race, religion, color, national origin, gender, gender expression, sexual orientation, age, marital status, veteran status, disability status or any other characteristic protected by law.

Source: NVIDIA on Workday · View original posting (opens in new tab)

Pay in context

This role's base floor ($100,000) is above 0% of the 2,097 Engineering (non-software) roles in California listed on this site; 133 others list the same floor. Their median floor is $146,200; the middle half runs from $124,000 to $174,000.

Only jobs on this site count, and each one publishes a base salary of $100,000 or more, so this compares six-figure jobs with each other, not with the whole market. Computed Nov 7, 2026.

This range next to 6 other live NVIDIA roles with the nearest advertised base floor
Chart as a table
This range next to 6 other live NVIDIA roles with the nearest advertised base floor
RolePublished base
ASIC Design Engineer - New College Grad 2026 (this listing)$100,000 - $189,750
ASIC Verification Engineer, Memory Management - New College Grad 2027$100,000 - $189,750
Low Power ASIC Engineer - New College Grad 2027$100,000 - $189,750
ASIC Verification Engineer - New College Grad 2027$100,000 - $189,750
High Speed SerDes Validation Engineer - New College Grad 2026$100,000 - $189,750
Formal Verification Engineer - New College Grad 2027$100,000 - $189,750
GPU Verification Engineer - New College Grad 2026$100,000 - $189,750

Same $100K to $400K scale as every card. All NVIDIA roles · How to read the bar

Observed changes

  1. First observed on the employer's board
  2. Began meeting the published-salary criteria
Observed since
Employer-stated posting date
2026-10-30
Where this pay comes from

Location as the employer wrote it: US, CA, Santa Clara (Levels 1-2 combined)

100,000 USD – 166,750 USD for Level 1; and 116,000 USD – 189,750 USD for Level 2.

Method
Employer text, read with fixed rules and re-verified
Checked
Rule set
us-base-v2

The pay passage appears in the employer's own job text. Fixed, deterministic rules located it, and the passage below was checked against the stored copy of the posting.

What we verified

  • The pay figures come from the employer's own listing, quoted exactly above.
  • The pay is an annual base salary in US dollars with a minimum of at least $100,000.
  • The role was publicly listed on the employer's job board when last checked.

We do not verify what the employer will actually offer, whether the employer is still recruiting for the role, or anything beyond what the employer published. Full methodology.